The paper entails the design of a 16-bit multiplier with the combined application of Karatsuba algorithm and the UrdhvaTiryagbhyam (UT) theorem and the implementation of the multiplier architecture in Modified-Gate-Diffusion-Input (Mod-GDI) cells for improving the area and power constraints in the proposed novel hybrid multiplier.
INTRODUCTION
Multiplication, being one of the four elementary arithmetic operations, happens to be one of the most crucial processes for an ALU inside a processor. It also finds its use in various digital processing operations of varying bit-widths and thus plays the role of one of the most important data-paths beside the Adder. Binary multiplication however, happens to be one of the most complex operations when it comes to the digital design and implementation and thereby becomes one of the popular fields of research in VLSI.
The multiplication process [13] in its essence, doesn't deviate much in the binary number system from its decimal equivalent, i.e., one of the multiplicands is iteratively multiplied with the individual bits of the other in order to generate the partial product terms, which are then shifted weight-wise and added to yield the final result. The process, seemingly simple and hierarchically implementable, requires extensive hardware in actuality and is marred by a heavy adder delay.
We aim to tackle these shortcomings with a combined approach of the Karatsuba algorithm and the UrdhvaTiryagbhyam (UT) theorem. These algorithms paired with the implementation of the design using Modified-Gate-DiffusionInput (Mod-GDI) cells provide the proposed multiplier design an unprecedented reduction in area and power dissipation.
The UT theorem efficiently reduces the complexity of the mathematical process and improves the speed but doesn't exactly offer a considerable reduction in the overall area. The Karatsuba algorithm minimizes the iterative steps in multiplication process but still doesn't simplify the process of multiplication in itself.
The Gate-Diffusion-Input (GDI) cells offer a minimal-area approach for designing the sub-circuits however, they are marred by partial swing problems which render them useless in cascaded architectures. The shortcomings of the two algorithms can be overcome by combining the strengths of both into a novel hybrid design implemented using the Mod-GDI based cells which have been modified to counter the partial swing problem while taking advantage of the minimalism offered by the GDI cells.
The paper has been organized as follows: Section 2 provides a brief survey leading to the current work. Section 3 discusses the proposed methodology for the work. Section 4 discusses the implementation of the proposed design using Tanner EDA Tools. The results of the proposed design have been discussed in section 5. The conclusion has been offered in section 6.
LITERATURE SURVEY
A lot many researches have been conducted in the designing of better performing multiplier circuits based on different algorithms [2] - [8] .
The design of the hybrid multiplier based on the Karatsuba algorithm and the UT theorem and its implementation in FPGAs has been discussed in [2] . It provides the backbone to our research but doesn't delve deeper into optimization of the used methodology as it is restricted, in terms of the tools used, to only logical synthesis.
The comparison of the UT Multiplier architectures with hierarchical array multipliers has been provided in [3] . The design techniques followed for a multiplier based on the Karatsuba algorithm have been described in [4] and [5] .
The design techniques followed for a multiplier based on the UT theorem have been described in [6] and [7] . The use of the GDI technology for various logical circuits has been presented in [8] .
The designs do improve the different parameters for all these architectures however, few of the problematic aspects in all these designs are as follows:
 The UT theorem efficiently reduces the complexity of the mathematical process but doesn't exactly offer a considerable reduction in the overall area.
 The Karatsuba algorithm minimizes the iterative steps in multiplication process but still doesn't simplify the process of multiplication in itself.
 The Gate-Diffusion-Input (GDI) cells offer a minimal-area approach for designing the sub-circuits however, they are marred by partial swing problems which render them useless in cascaded architectures. The two algorithmic drawbacks can be overcome by combining the strengths of both into a novel hybrid design implemented in the Mod-GDI cells which have been modified so as to counter the partial swing problem while taking advantage of the minimalism offered by the GDI cells.
METHODOLOGY

KARATSUBA ALGORITHM
The Karatsuba algorithm [9] , [10] is a fast multiplication algorithm which was designed by Anatoly Karatsuba in 1960 and published in 1962. It reduces the multiplication of two n-digit numbers to at most Nlog2 3 (N 1.59 single-digit multiplications in general). It is therefore faster than the classical algorithm, which requires N 2 single-digit products. For example, the Karatsuba algorithm requires 3 10 = 59,049 single-digit multiplications to multiply two 1024-digit numbers (n = 1024 = 2 10 ), whereas the classical algorithm requires (2 10 ) 2 = 1,048,576.
Considering two 16-bits wide binary variables, X and Y for the example. The numbers are broken down as follows into the two significant halves:
where, XH and YH represent the two most significant halves of X and Y respectively while XL and YL represent their two least significant halves. Hence,
The above expression shows the multiplication of the two binary numerals and when expanded they yield four multiplication terms, each N-bits wide as shown below:
where, A, B and C represent the three combinatorial expressions. A and C each require one multiplier while B requires two.
So, the long multiplication technique here requires a total of four 8-bit multipliers for proper implementation. However, going by the Karatsuba approach, the multiplication terms shall be reduced by substituting one stage of multiplier with adders and subtractors as follows:
Here, B represents an alternative manner of representing the same term B with the calculation of just one multiplication term as opposed to the two terms in case of B.
XY = A2
16 + B2 8 + C (9) The above expression depicts the numerical representation of the Karatsuba algorithm involving the calculation of three multiplicands as opposed to the four required in case of any classical approach.
Mathematically, the Karatsuba algorithm thus effectively reduces the operational overheads of the multiplier in terms of area and power. However, the algorithm alone doesn't really simplify the design of the multiplier core in the design. It has been used in conjunction with UT theorem for designing the multiplier cores in the proposed hybrid design.
URDHVA-TIRYAGBHYAM THEOREM
The UT theorem [11] , [12] is a useful tool in Vedic Mathematics employed in the multiplication of two numbers in the decimal number system. Even though the UT theorem had been developed for the decimal number system, the theorem appropriately fits the binary number system as well. In the proposed design, we apply the same ideas to the binary number system, in 8-bits, to make the proposed algorithm compatible with the digital hardware. The name of the theorem literally translates to "vertically and crosswise" from Sanskrit. The Fig.2 shows the generation of the term 'G' according to the UT theorem and the rest of the terms are shown in the equation below,
D = A0B0 E = A0B1 +A1B0 F = A0B2 +A1B1 + A2B0 G = A0B3 +A1B2 + A2B1 + A3B0 H = A0B4 +A1B3 + A2B2 + A3B1+ A4B0 I = A0B5 + A1B4 + A2B3 + A3B2 + A4B1 + A5B0 J = A0B6 + A1B5 + A2B4 + A3B3 + A4B2 + A5B1 + A6B0 K = A0B7 + A1B6 + A2B5 + A3B4 + A4B3 + A5B2 + A6B1 + A7B0 L = A1B7 + A2B6 + A3B5 + A4B4 + A5B3 + A6B2 + A7B1 M = A2B7 + A3B6 + A4B5 + A5B4 + A6B3 + A7B2 N = A3B7 + A4B6 + A5B5 + A6B4 + A7B3 O = A4B7 + A5B6 + A6B5 + A7B4 P = A5B7 + A6B6 + A7B5 Q = A6B7 + A5B6 R = A7B7
(10)
Fig.1. Generation of term 'G'
The implementation of the partial product terms generated thusly can be done by using an array of AND gates and adders. The terms shall have variable bit-widths with 'K' being the widest, with a bit-width of 4 bits.
The Table. 1 serves as an easy tool for easily and minimally realizing the combinational logic for the summing of the partial product terms so as to generate the final products. The C's represent the carry terms and actually depict a symbolic collective carry from all the previous stages of addition. Finally, the product is obtained as X16-bits.
However, one important consideration to be taken care of is that the additive product in case of B in Eq. (8) can have more than 8-bits which would render this multiplier design for 8-bits, useless. Hence, the multiplier that generates the product B has to process 9-bit multiplicands. The design of this 9-bit multiplier would be exactly like the 8-bit multiplier explained so far but would require a few extra components and would be slightly larger in area. It would not even compare with the addition of a whole extra multiplier though, as in the traditional approach without employing the Karatsuba algorithm. 
MODIFIED GDI CELLS
The GDI design technique [1] was introduced as a promising alternative to the CMOS logic design style. GDI methodology allows implementation of a wide range of complex logic functions using merely two transistors.
The Fig.2.(a) shows the basic construction of a GDI cell. The designs have been implemented in 180nm technology with a Wp/Wn ratio of 3, for fairly equal rise and fall times. In conventional GDI cells, the gates of the PMOS and NMOS devices are shorted together to act as an input G, the sources terminals are individually shorted with the respective substrates to yield the P and N terminals. The simple configuration of mere two MOSFETs is capable of producing many complex logic functions. However, there's a certain caveat of partial swing in GDI cells which renders them practically unusable for any cascade connection with other gates. It also leads to wild harmonics in the output signals which dissipate more power than saved. Hence, the actual utility requires a few tiny modifications to the basic GDI cell design as evident in the Fig.2.(b) , while the functionality remains the same. The implementation of the basic logic gates using the Mod-GDI cells has been shown in Fig.3. 
IMPLEMENTATION
Implementation of the sub-circuits has been carries out using the Mod-GDI cells. Although the Mod-GDI cells do have a better response and lower harmonics than GDI cells but they still have the partial swing problem which needs to be addressed for the individual sub-circuits. The Fig.4 depicts the implementation of the adder and subtractor blocks using the basic gates constructed in Fig.4 . The consideration again is to use minimal transistor count for fullswing at output. The Table. 2 shows a comparative analysis of transistor count for CMOS vs Mod-GDI. The final UT multiplier architecture has been shown in the Fig. 5 . It represents the generic UT multiplier architecture for the two kinds of multiplier cores: the 8-bit multiplier core, of which two instances shall be used in the final design to yield the A and C terms from Eq. (8) while the term B shall be calculated using the 9-bit multiplier core. 
SIMULATION RESULTS AND DISCUSSION
The architecture has been implemented in T-Spice v16.0 at 180nm technology. The Fig.8 shows the simulation output of the proposed 16-bit multiplier for an input combination of all 0's as well as all 1's, with a 50% duty-cycle pulse for all the input signals. The simulation graph signals are highlighted at 1.8V i.e., at the high-state in dark to show the output of the multiplier for the all 1's input combination. The proposed multiplier architecture has been tested with numerous pseudorandom inputs for the calculation of the worstcase power and delay values. It has been found to yield conducive results for all the test inputs. The Table. 3 presents a comparative analysis of the proposed Mod-GDI Karatsuba-UT Multiplier (MGKUTM) with a CMOS UT Multiplier (CUTM) as well as a CMOS Hierarchical Array Multiplier (CHAM). 
CONCLUSION
From the results obtained in the Table.3 and Fig.8 , it has been effectively proved that our proposed multiplier design works better than the other designs in terms of all the parameters in comparison. The most prominent improvement achieved over other designs has been in terms of the area or transistor count. The proposed hybrid multiplier design has thus effectively reduced the area-constraints and also reduced the power consumption of the multiplier unit while the speed of operation has also been marginally improved. 
